

## **Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

### **Listing of Claims:**

1           Claim 1 (Original):   A method for improving an input match in a circuit  
2   comprising:  
3                   operating a cascode having an input signal port with an input signal  
4           impedance and further having a stage gain controlled by a level setting gain  
5           control voltage;  
6                   and  
7           operating an impedance compensating circuit for changing a compensating  
8           impedance presented at the input signal port,  
9                   wherein the impedance compensating circuit is controlled by  
10           the level setting gain control voltage and wherein the impedance  
11           compensating circuit is operable to counteract changes in the input  
12           signal impedance correlated with changes in the stage gain.

1           Claim 2 (Original):   The method of claim 1 wherein:  
2                   the impedance compensating circuit is connected in parallel with the  
3           input signal port.

1           Claim 3 (Original):   The method of claim 1 wherein:  
2                   the impedance compensating circuit is connected in series with the  
3           input signal port.

1           Claim 4 (Original):   The method of claim 1 wherein:

2 the impedance compensating circuit is connected in series-parallel with  
3 the input signal port.

1 Claim 5 (Original): The method of claim 1 wherein:  
2 the cascode is implemented using Gallium Arsenide transistors.

1 Claim 6 (Original): The method of claim 1 wherein:  
2 the cascode is implemented using metal-oxide semiconductor  
3 transistors formed as an integrated circuit.

1 Claim 7 (Original): The method of claim 1 wherein:  
2 the cascode is implemented using devices selected from a list  
3 consisting of metal-oxide semiconductor transistors, silicon bipolar transistors  
4 and germanium transistors.

1 Claim 8 (Original): A circuit for processing a signal comprising:  
2 a cascode having  
3 a first transistor connected in a configuration selected from a  
4 group consisting of a common gate configuration and a common base  
5 configuration  
6 and  
7 a second transistor connected in a configuration selected from a  
8 group consisting of a common source configuration, a common drain  
9 configuration, a common emitter configuration and a common  
10 collector configuration;

11                   a gain controller operable to adjust a gain of the cascode in response to  
12                   a control signal; and  
13                   an impedance controller operable to adjust an input impedance of the  
14                   cascode with a loading impedance in response to the control signal;  
15                   whereby the circuit operates with input impedance compensation.

1           Claim 9 (Original):   The circuit of claim 8 wherein  
2                   the circuit is an amplifier.

1           Claim 10 (Original):   The circuit of claim 8 wherein  
2                   the circuit is an amplifier that operates at a narrow band of frequencies  
3                   in the microwave region.

1           Claim 11 (Original):   The circuit of claim 8 wherein  
2                   the circuit is implemented as a single integrated circuit.

1           Claim 12 (Original):   The circuit of claim 8 wherein  
2                   the circuit is implemented using metal-oxide semiconductor  
3                   technologies.

1           Claim 13 (Original):   The circuit of claim 8 wherein  
2                   the circuit is implemented using Gallium Arsenide technologies.

1           Claim 14 (Original):   The circuit of claim 8 wherein  
2                   the impedance controller comprises an inverter.

1           Claim 15 (Original): The circuit of claim 8 wherein  
2                   the gain controller outputs a DC bias voltage that is applied to a control  
3           terminal of the first transistor.

1           Claim 16 (Original): A circuit for processing a signal comprising:  
2                   a cascode having  
3                           a first transistor connected in a configuration selected from a  
4                   group consisting of a common gate configuration and a common base  
5                   configuration  
6                           and  
7                           a second transistor connected in a configuration selected from a  
8                   group consisting of a common source configuration, a common drain  
9                   configuration, a common emitter configuration and a common  
10                  collector configuration;  
11                  a controller operable to adjust a gain of the cascode in response to a  
12                  control signal and further operable to adjust an input impedance of the cascode  
13                  with a loading impedance in response to the control signal;  
14                  whereby the circuit operates with input impedance compensation.

1           Claim 17 (Original): The circuit of claim 16 wherein  
2                   the circuit is an amplifier that operates at a narrow band of frequencies  
3           in the microwave region.

1           Claim 18 (Original): The circuit of claim 16 wherein  
2                   the circuit is implemented as a single integrated circuit.

1        Claim 19 (Original): The circuit of claim 16 wherein  
2                the circuit is implemented using metal-oxide semiconductor  
3 technologies.

1        Claim 20 (Original): The circuit of claim 16 wherein  
2                the circuit is implemented using Gallium Arsenide technologies.

1        Claim 21 (New): The method of claim 1 wherein  
2                the stage gain is adjustable responsive to changes in the level setting  
3 gain control voltage.

1        Claim 22 (New): The method of claim 21 wherein:  
2                the impedance compensating circuit is connected in parallel with the  
3 input signal port.

1        Claim 23 (New): The method of claim 21 wherein:  
2                the impedance compensating circuit is connected in series with the  
3 input signal port.

1        Claim 24 (New): The method of claim 21 wherein:  
2                the impedance compensating circuit is connected in series-parallel with  
3 the input signal port.